FPGA VERIFICATION

• VHDL based Test-Benches.
• Universal VHDL Verification Methodology – UVVM – test-benches.
• Using all Siemens/Mentor tools:
  • Simulation
  • Synthesis
  • Code Coverage closure
  • CDC & Reset checks
  • Static formal verification using gate-level testing
• UVM test-benches on request.